(a) (b) Fig. 2 . Difficulties in a double-conductor to triple-conductor balun transition design: a) abrupt truncation of the shielding b) electrical connection of the shielding to the global ground.

Abstract-A planar DC-blocker suitable for differential mode signaling applications is designed and fabricated. The theory of this component is explained in a new form which utilizes the wave scattering transfer matrix. The proposed interpretation of the transfer matrix is most suitable for series (cascade) elements like DC-blockers. In addition to the theoretical enhancement, design of a compressed balanced DC-blocker inserted through a shielded broadside coupled stripline (SBCSL) transmission line is presented. The return loss of better than 10 dB is obtained at 50ohm differential-mode input ports of the fabricated DC-blocker in the entire frequency range of 5.6-8.4 GHz. The lowest air-gap width in the presented structure is about 10 times bigger than that of a conventional coupled-line structure. So, the structure is much less sensitive to fabrication tolerances. Moreover, the DCblocker is likely to tolerate higher DC-voltage differences. Also, a demonstration for a millimeter-wave version of this DC-blocker suitable for integrated circuits (ICs) applications is proposed for future development. The final achievement of this paper is design and fabrication of a wideband substrate integrated waveguide (SIW)-mediated balun structure for single-ended measurement of a balanced SBCSL component. The fabricated balun exhibits a nearly perfect coaxial-mode to coupled-stripline differentialmode conversion in the full range of 5-9 GHz. The presented balun is successfully utilized to derive the scattering parameters (S-parameters) of the fabricated balanced SBCSL DC-blocker.
Index Terms-coupled-line structures, SBCSL, SIW, DCblocker, differential mode transmission line, balun.
I. INTRODUCTION
HEORY of planar multi-conductor transmission lines (TLs) and coupled-line circuit elements are well established for the decades [1] - [3] . So far, various realizations for filters, directional couplers, baluns, etc. based on coupled-line elements have been proposed [4] . The series DC-blocking is a task well suited for coupled-line structures since the structure is wideband due to the intrinsic travelling wave effect of coupled lines. [4] . Beside the coupled-line realization, there exist other DC-blocking solutions: like discrete lumped capacitors for printed circuit boards (PCBs) and metal finger capacitors or metal-insulator-metal (MIM) capacitors for ICs [5] - [7] . At low frequencies, the lumped capacitors are used This work is under the support of Iran National Science Foundation (INSF).
Mostafa Abdolhamidi is with School of ECE, University of Tehran, Tehran, Iran. (email: abdolhamidi@ut.ac.ir) Mahmoud Mohammad-Taheri is with School of ECE, University of Tehran, Tehran, Iran. (email: mtaheri@ut.ac.ir) due to their small size. However, at higher frequencies the coupled-line DC-blockers exhibit lower losses, thus they are preferable [4] . In addition, for applications like transformer coupling of cascaded IC circuit stages [8] - [9] , one can modify coupled-line DC-blockers in order to provide extra functionalities such as phase inversion, impedance matching and so on. Successful demonstration of transformer coupled active ICs for millimeter-wave applications can be found in the recent papers [10] - [13] . In this sense, a modified phaseinverted DC-blocker can be approximately seen as a unit-ratio transformer which can be utilized as an interface of two cascaded active stages with the same characteristic impedances ( Fig. 1) .
Previously, theory of design and operation of conventional coupled-line DC-blockers have been explained in terms of even and odd modes characteristic impedances [2] , [4] . In this paper, using the TL capacitance and inductance matrices, we present an alternative derivation based on the wave scattering transfer matrices. This derivation is mostly fit for cascaded circuits where the wave scattering transfer matrix of the whole circuit is simply obtained by successive multiplication of wave scattering transfer matrices of all stages. The derivation of overall wave scattering transfer matrix of a multi-step DCblocker is covered in section II. In addition, by the presented mathematical analysis, we show that the operational bandwidth of the DC-blocking stage will automatically broaden by implementing the DC-blocking function inside a balanced TL. In the next section, we present a phase-inverted DC-blocker for SBCSL structure. Since aspect ratios (AR) of the metallic tracks in a PCB are normally very low [14] , obtaining high values of couplings between adjacent metallic traces in a PCB is a difficult task and generally results in extremely close coupled traces. Our proposed design is a single-layer PCB structure in 5-10 GHz frequency range in which the loose coupling problem is properly solved by use of auxiliary couplings between metallic traces. The last remarkable contribution of this work is the design of a novel coaxial line-to-SBCSL wideband balun which we use as an interface for the measurement of the DC-blocker Sparameters. In our proposed balun, we have used a SIW-based interface to solve the problems which usually appear in the connection of a shielded balanced TL to an unbalanced TL. These problems are namely the undesired radiation (singlefrequency or wideband) ( Fig. 2a ), and the excitation of unwanted resonant modes within the balun structure ( Fig. 2b) . The former appears if the conductor shielding is truncated, while the latter is normally a consequence of short-end termination of the conductor shielding. In addition, the mentioned SIW interface facilitates the correction of balun phase and amplitude imbalance. This problem exists in balun transitions which have been designed based on lumped element [14] - [17] or coupled-line Marchand balun dividers [18] - [20] . Also, our proposed balun does not require high values of even to odd mode impedances ratio which is necessary in the solution proposed by [21] . The design procedure of the explained balun is also discussed in section III.
The fabrication and measurement processes are presented in section IV. In section V we show that the fabricated microwave PCB phase-inverted DC-blocker can be redesigned for millimeter wave IC applications. A simulation of a tightly compressed spiral-form DC-blocker in millimeter wave is presented as a future work in this section. Fig. 3a shows a pair of typical common-ground coupled traces. The depicted structure if is seen as a four-port network like that of Fig. 3b can be represented by a wave scattering transfer matrix ( ), using the procedure rigorously explained in Appendix. The input and output power waves are related to each other through by: 
II. THEORY IMPROVEMENT

A. Wave Scattering Transfer Matrix Representation
According to the derivation given in Appendix, is equivalent to an exponential matrix of the form:
where is the coupled-line electrical length and [ ] is an involutory matrix (that means [ ] = [ ] −1 ) defined by (A12) and (A15) in Appendix, respectively. Now, suppose we left ports (2) and (3) of Fig. 3b open to derive an expression for a wave scattering transfer matrix for a two-port network of Fig. 3c which is a simple circuit model for a one-stage DCblocker. After some mathematical manipulation one can find that: . According to (4) , and (A12), (A15) and (A20) given in Appendix, − depends on the operating frequency ( ), coupled-line section length ( ), electromagnetic (EM) wave velocity ( ), the reference impedance ( 0 ), and the capacitance per unit length matrix of the coupled-line structure ( ). The advantage of using wave scattering transfer matrix as proposed above over conventional impedance matrix notations used in classic references [1] , [3] is its compatibility with cascaded circuit architecture. For instance, overall ) 4 4 (  wave scattering transfer matrix for a multi-step (nstep) DC-blocker, is equal to:
which can be simply written as
Then, the wave scattering transfer matrix of the n-step DCblocker is simply calculated using (4) . It is obvious that all other network parameters (like Z-parameters or S-parameters) can be directly calculated from the derived − . No other network representation, namely the conventional Zparameters representation has a simple form of (7) for cascaded circuit architecture when the port number is greater than 2.
B. Bandwidth Improvement in Balanced Architecture
In this subsection it will be shown that for a balanced TL architecture, the performance of a coupled-line DC-blocker is better than that of other DC-isolation solutions. This is due to this fact that its frequency response is automatically improved when is used inside a balanced configuration. The scattering parameters of the two-port DC-blocker ( − ) of Fig 
This condition is identical to ( − ) 11 = 1 and ( − ) 22 = 1. Thus, our DC-blocker should be designed to work between two of these transmission nulls. For more convenience we set = 1. Using (4), we can plot the frequency response of ( − ) 11 for different values of ( 0 ) and in the frequency range of 0 < < , where and are the coupling ratio and coupled-line characteristic impedance, respectively and defined by (A21) and (A22) of Appendix. Fig. 4a shows the CR=0.5 contours in the ( − ) 11 plane for different values of ( 0 ); and Fig.   4b shows the ( 0 ) = 0.5 contours for different values of CR. 1 coupling ratio (
These two figures illustrate that for a fixed CR, lower values of ( 0 ) show better frequency response in terms of the return losses. In addition, for a fixed ( 0 ), better return losses in a wider frequency band are obtained for higher values of CR. We know that higher values of CR are achieved by narrowing the dielectric gap between coupled-line conductor traces which, as explained before, introduces some practical problems. On the other hand, increasing (to decrease ( 0 )) is identical to using very thin conductor traces which is not a practical strategy. So, it will be desired to decrease the reference impedance value ( 0 ). If the circuit of Fig. 3c is used as a two port network, it can be described by its impedance parameters (see Fig. 5a ). A series arrangement of two networks like that of Fig. 5a is shown in Fig. 5b . According to the illustrated voltage and current signs in Fig.  5b , the excitations of two series networks have opposite signs. Because of this differential excitation, we can convert each excitation port to a series connection of two 0 2 -ohm ports and set the voltage of their connecting node to the zero. So, the circuit is equivalent to Fig. 5c where it is shown that the scattering parameters at Z 0 -ohm ports of the network of Fig.  5b are identical to those at Z 0 2 -ohm ports in Fig. 5c . Thus, the differential mode excitation itself halves the reference impedance value. So, if we design two quadrature wavelength coupled-line structures and insert them in (+) and (-) paths of a differential-mode transmission line, we can achieve a wideband DC-blocker without any need for tightening the dielectric gap between two adjacent conductor traces or decreasing the thicknesses of the conductor traces.
III. DESIGNS AND SIMULATIONS
A. DC-blocker
The simplest equivalent circuit for our proposed SBCSL DC-blocker is shown in Fig. 6a . It consists of two separate similar paths of open-ended cascaded coupled-line sections ( s) each connects an input SBCSL conductor trace to an output SBCSL trace. It is seen in the figure that each path comprised of a cascaded connection of five separate four-port networks, where the first, third and last networks (namely cpl1, cpl2 and cpl3) are coupled-line sections and delay1 and delay2 are isolated delay lines. Since the figure implies that cpl3 and delay2 are rotated copies of cpl1 and delay1, respectively, their corresponding scattering transfer matrices are equal to:
where 4 = ( 0 0 0 1 0 0 1 0
So, 4 × 4 scattering transfer matrix of the cascaded coupledline sections is derived as
In (12) 1 and 2 are calculated by (2) and 1 is simply equivalent to
where 1 and 2 are the electrical lengths of the depicted delay lines. The differential mode and common mode equivalent circuits of the DC-blocker are shown in Fig. 6b . It is seen in the figure that in the differential mode, the DC-blocker is approximately equivalent to the series connection of two 2 networks and a phase-inverter block. 2 can be derived from using the same procedure that we calculated − from (look (3) and (4)). Also Fig. 6b illustrates that in the common mode, the DC-blocker is approximately equivalent to the parallel connection of two 2 networks. According to (A20) -(A23) cpl1, cpl2 and cpl3 sections are characterized by their electrical lengths ( s), coupling ratios (CRs), matched impedance of the coupled-line sections ( s) and the reference impedance ( 0 ). As we later show, the depicted delay lines are added to the structure only for practical issues and they are assumed matched to 0 in our primary design.
The scattering parameters of the circuit of Fig. 6a as a function of different circuit parameters are plotted in Figs. 7a-7h. The scattering parameters are calculated at port1, port2 of the differential mode circuit and port3 and port4 of the common mode circuit as depicted in Fig. 6b . In each figure, two groups of curves are plotted which are namely | 11 | (in differential mode) and | 21 | | 43 | which shows the selectivity of the DC-blocker between the differential mode and common mode signals (or approximately the common mode rejection ratio CMRR). All curves have been plotted as a function of normalized frequency ( 0 ). 0 is the frequency that the electrical length of the coupled-line sections is equal to 2 . It is seen from the figures that one can achieve about 66% of relative bandwidth for a differential mode input return loss of better than 15 dB and Table. II. Fig. 9 . Optimized DC-blocker: a) single-layer PCB realization of the component for SBCSL structure, b) input and output SBCSL structures cross sections, c) detailed specifications of the transition, d) scattering parameters based on the ports definition of Fig. 6b . Now, we consider the case of an unoptimized DC-blocker with design parameters listed in Table. I. According to Fig. 7a such a DC-blocker shows a wideband behavior around the center frequency of 0 (about 66% of relative bandwidth with return losses of better than 15 dB). The cross section of a typical realization of cpl1 and cpl2 with specifications replaced by values in Table I for a single-layer PCB is shown in Fig. 8a . In contrast to the IC realization which is practically feasible, the PCB realization has some limitations due to the quasi-TEM wave propagation which does not have any analytical solution. The even and odd modes of a single-layer PCB coupled-line structure have different effective permittivities and so experience different phase velocities. Since, there is no analytical expression for the even and odd modes impedances with respect to the dimensions of the coupled-line structure, these impedances should be empirically calculated like those of [22] . As shown in Fig. 8a , the metallic traces should be very close to each other (0.03 mm). This tight To avoid the mentioned restrictions, we have designed our DC-blocker in the form illustrated in Fig. 8b . This figure shows a half of the DC-blocker which is a path between the input SBCSL (+) trace and the output SBCSL (-) trace following Fig. 6a definitions. The other half has the same but rotated structure. The figure shows that 1 and 3 are toplayer and bottom-layer edge-coupled coupled-line structures, respectively. But,
2 is a top-bottom broadside-coupled coupled-line structure which allows the coupling ratio ( 2 ) to be increased to the desired value. In addition, 1 consists of two separate delay sections: a top-layer trace ( 1 ), and a connection of a metallized via and a bottomlayer trace ( 2 ). It is obvious from the figure that this configuration already features the phase inversion property.
The design values of the optimized DC-blocker with the configuration of Fig. 8b is listed in Table. II. These values are obtained for the best return loss and common mode rejection performance. It is worth mentioning that a big restriction in our design is the values of 1 and 2 which for the sake of feasibility and fabrication limitations cannot be decreased very much. We remember from Fig. 7g , 7h that these two parameters seriously affect the design bandwidth. However, Table. II shows that the total electrical length of the proposed DC-blocker is approximately 80 deg which is 10 deg smaller than that of a simple quadrature-length structure. Fig. 8c shows the scattering parameters of the optimized design. It is shown that better than 10 dB of return loss is obtained in a 50% of relative bandwidth. Also the common mode rejection level is better than 5 dB in the same frequency band.
The optimized DC-blocker configuration is simulated in Ansoft HFSS (Fig. 9a ). It is connected to the input and output SBCSL structures at both sides. The final structure is finely tuned in Ansoft HFSS for the best possible performance. The shown metalized vias complete the outer metallic shield inside the Taconic-30mil-RF35 laminate. The cross section of the input/output SBCSLs (as illustrated in Fig. 9b ) are composed of two broadside-coupled 2.2-mm×70-copper traces spaced 2.5 mm from the top and bottom aluminum shields. In this structure 0 = 50Ω for differential mode propagation. The thorough depiction of the structure in Fig. 9c (compare to the model of Fig. 8b) shows that there is a 0.35-mm airgap between the coupled traces. This is a noticeable modification to the mentioned 0.03-mm. The traces have 0.7mm widths and spaced 0.5 from the auxiliary grounds. Fig. 9c shows that the top and bottom layers are symmetric but mirrored with respect to each other. The shown 1-mm ground vias and 0.7mm traces vias are both easy to fabricate. There is not any airgap smaller than 0.35
in the shown structure. The connecting SBCSL conductor traces of 2.2-mm width are also shown in the figure. The simulated S-parameters of the transition at the input and output 50-ohm SBCSL ports are shown in Fig. 9d . Assuming 0 = 7.2 the parameters are plotted in the same scale as that of Fig. 8c . The figure implies that the simulated structure shows frequency responses very close to that of the ideal structure. A return loss of better than 15 dB for a bandwidth of 2.8 GHz (39 %) and 10 dB for a bandwidth of 3.2 GHz (45 %) have been achieved. Also, the common mode rejection level is better than 4 dB in the same 50 % of relative bandwidth. The overall length of the transition is 5 mm which is equal to 5 at 7.2 GHz. This length includes the required interconnects and additional airgaps between the open-end coupled-line sections and the input / output SBCSLs.
It is worth testing the sensitivity of the designed phaseinverted DC-blocker with respect to dimension changes. Since the DC-blocker has too many dimension parameters, we define a width scale factor ( ) and a length scale factor ( ) and calculate the effect of these two factors on the value of the DC-blocker center frequency ( ) and 10-dB return loss bandwidth ( ). The original DC-blocker has the center frequency of 0 = 7.2 and 10-dB bandwidth of 0 (5.6-8.8 GHz), as shown in Fig. 9d . Also, the width and length of the original design are 0 and 0 , respectively. We have simulated several DC-blockers with perturbed widths ( 0 ) and lengths ( 0 ) and listed the values of their corresponding normalized center frequency ( 0 ) and normalized 10-dB return loss bandwidth ( 0 ) in Table. III and Table. IV, respectively.
It can be infered from Table. III that increasing either the DCblocker width or its length will decrease but with different scales. However, as shown in Table. IV increasing DC-blocker width and length have inverse effects on the 10-dB return loss bandwidth (
). Wider bandwidths can be achieved by either increasing DC-blocker width or decreasing its length. Also, for a same values of width and length scales remains unchanged. Moreover, it is obvious from Table. III and Table. IV that is more sensitive to dimension changes in comparison to .
B. SIW-mediated Balun
For the measurement of the balanced DC-blocker Sparameters, we have designed a wideband SIW-mediated balun. This component is expected to properly transform the unbalanced coaxial TEM single-ended mode into the balanced SBCSL quasi-TEM differential mode. The proposed balun configuration is illustrated in Fig. 10a . It simply consists of a coaxial-to-SIW and SIW-to-SBCSL transitions. The main role of the intermediate SIW section is to electrically connect all SBCSL conductors together, namely (+), (-) and the shielding. The SBCSL structure is composed of two copper traces printed on the top and bottom layers of a Taconic-RF35-30mil laminate (with = 3.5 and tan =0.0018), while the whole PCB is surrounded by two aluminum lids (Fig. 10b) . The transition contains of two slots on the top and bottom layers which gradually transforms the SIW guiding mode into the differential mode of the SBCSL. Since the slots are entirely covered by the aluminum plates air cavities, there will be no chance for any radiation loss mechanisms. Also, due to the very small height of the cavities, no resonant modes are excited and probable resonances and total power reflections are all entirely eliminated. It is worth to mention that, the top and the bottom copper layers of the PCB have identical patterns. The dimensions of the SBCSL transmission line are chosen similar to those of the DC-blocker of Fig. 8b . Also, the dimensions of the SIW ( like ℎ ≈ 18 ) are chosen in such a way that in the entire frequency range of 5.6-8.8 GHz (which is our desired transition band) it operates in its single-mode condition. The detailed dimensions of the transition (PCB and aluminum lids) are found in Fig. 10c . In this figure it is seen that the transition slots are placed inside 0.4 × 6 × 23.2 top and bottom cavities. The total length of the transition is about 13 mm. The S-parameters of the transition between the SIW and the SBCSL ports (highlighted in Fig. 10b ) are plotted in Fig. 11a which is designed and simulated in Ansoft HFSS. As can be seen, from slightly above the SIW cutoff frequency (4.7 GHz) the return loss exceeds 20 dB and remains above this value in the entire SIW single-mode band. The | 21 | and | 11 | figures show no signs of radiation losses or total power reflections or resonantlike behavior. A completely flat response for | 21 | is achieved Fig. 13 . Designed coaxial-to-SIW transition and its S-parameters. above 5 GHz which is definitely novel in the literature. The Efield intensity distribution is plotted in the same figure which shows proper transition of the electromagnetic wave inside the structure. Also, the E-field vector distribution at the symmetry plane shows that the transition has properly excited the propagating differential mode of the SBCSL structure. The simulation results of the proposed balun when is used as divider are depicted in Fig. 11b . More than 40 dB of common mode rejection ratio (CMRR) is achieved above 5 GHz. Also the phase and amplitude imbalance are both less than 0.5% above 5 GHz. The simulations show that the balun has an excellent behavior as a 180-degree divider, too. A brief comparison is able to clarify the advantage of the presented structure over other coupled-line balun solutions. To compare, we consider three different solutions ( Fig. 12) : the shielded parallel plate balun with tapered transition stages [23] (solution1), the parallel plate balun with tapered transition stages and truncated shielding (solution2), and the coaxial-to-SBCSL Marchand balun transition (solution3) [24] . These solutions were compared with our design with respect to the level of the undesired radiation and the input/output matchings levels. As listed in Table. V, the first solution suffers from high levels of radiation losses due to the closeness of the shielding to the tapered sections. In the second solution, single-frequency total power reflections at the input and output ports does not allow the balun to have a wideband behavior. Also, solution3 shows a narrow-band behavior when the familiar Marchand balun is used as a one input one output balun transition. As we discussed earlier, in our proposed balun the level of the undesired radiation is very low and the input and output return losses show non-resonant wideband behaviors.
IV. FABRICATION AND MEASUREMENT
The scattering parameters of the coax-to-SIW transition of Fig. 10a is shown in Fig. 13 . The design and optimization of this transition is based on the CPW-to-SIW transition proposed in [25] . The figure shows that the return loss of better than 28 dB is obtained for this transition in the frequency range of 5. 2 -8.4 GHz. More to say, | 21 | shows a smooth and non-radiative behavior in the frequency region of interest. Next, for the sake of measurement, the designed coaxial-to-SIW transition, SIW-to-SBCSL balun transition and the SBCSL DC-blocker are all attached together in a series and back-to-back fashion as shown in Fig. 14. The fabricated circuit is shown in Fig. 15 . It consists of a Taconic RF-35 30mil laminate which is patterned on both sides. The circuit is assembled on a machined aluminum plate (Bottom plate). Another machined aluminum plate (lid) is placed on top of the PCB and is firmly attached to the PCB and the bottom plate. Also, the bottom side of the PCB and the total assembled structure are shown in the figure. The top lid and the bottom plate construct the required closed cavities for the SBCSL structure, DC-blocker and the balun transitions. For each S-parameters measurement process, the high frequency SMA connectors will be attached to the assembly from sidewalls.
We have designed a simple 50 Ω microstrip line on the PCB (it can be seen in Fig. 15 ) to model the dielectric and conductor losses in our simulations. We have used a piecewise linear model for the utilized dielectric to precisely compensate for higher values of losses seen in our measurements. With this modified dielectric model, 0.3 dB of difference is seen between the simulated and measured | 21 | of the microstrip line in the entire 5.6-8.8 GHz frequency band. Fig. 16a shows the fabricated sample of the structure of Fig.  14. The top aluminum lid is removed in Fig. 16a for a better illustration. The S-parameters are measured at the depicted coaxial ports. The measured and simulated results are shown in Fig. 16b . It is seen that the measurement and simulation results have similar behavior in the entire frequency band. The cutoff frequency and the nulls of | 11 | are excellently predicted in the simulations. Even the upper band frequency responses of both simulation and measurement are approximately similar. Except for a very narrow frequency band around 6.5 GHz, | 11 | is better than 10 dB in 5. 6-8.4 GHz for the simulations and measurements. This means the relative bandwidth is 40% for the center frequency of 7 GHz. Also, the measured insertion loss is less than 1.6 dB in 5. 7-8.4 GHz frequency band which its difference with that of simulation is less than 0.4 dB in the entire 5.9-8.4 GHz band.
Since both the DC-blocker and the SIW-based balun (a) (b) Fig. 16 . The fabricated DC-blocker with its connecting baluns. A) photo of the structure, b) its S-parameters. transition contribute the results shown in Fig. 16b , we have fabricated an auxiliary calibration kit to separately extract Sparameters of each component. This kit (as shown in Fig. 17a ) consists of Line and Through circuits which are almost identical except for the length of the SBCSL connecting section. Before advancing with the calibration, it is worth looking at the S-parameters of the kit itself. Line circuit Sparameters are depicted in Fig. 17b . The figure implies a good agreement between the simulations and measurements results. The SIW cutoff frequency and null frequencies of | 11 | are properly predicted. The measured insertion loss is less than 1.5 dB in the frequency range of 5. 6-8.4 GHz, while in the same band, the measured return loss is better than 10 dB. The difference between | 21 | and | 21 | is less than 0.45dB. Now we return to the calibration process. Since the depicted Error boxes of Fig. 17a (16) it is evident from (16) that the eigenvalues of . are the diagonal elements of while is a matrix whose columns are . eigenvectors [26] . Figs. 18a, b illustrate the calculated S-parameters of the Error box ( ). As the cutoff frequency of second guiding mode for the SIW is around 9.4 GHz, above this frequency, the excitation of the SIW second mode invalidates the calibration method. So, the figures are plotted in the frequency region of 4.5-9.5 GHz. It is seen from Fig.  18a , b that the return loss for the fabricated structure is better than 10 dB in the entire frequency band of 5-11 GHz and better than 15 dB in 5.2-9.4 GHz frequency range. The difference between insertion loss of the fabricated error box and that of simulated is less than 0.5 dB in the frequency region of 5. 2-9.4 GHz. Corresponding to the increase in | 11 | to about -15 dB, the insertion loss increases to about 0.8 dB around 6.5 GHz. It seems that the fabrication tolerances (specifically within the tapered slot transition area) are responsible for this little difference between the simulation and measurement results.
In the next step, if we call the scattering transfer matrix of the circuit of Fig. 16a , we can easily find that = (17) Since and networks are identical but mirrored, we have
So, the scattering transfer matrix of the transition is calculated as = −1 2 2 (20) The corresponding curves ( ) are depicted in Figs. 19a, b. The overall behaviors of simulation and measurement S-parameters are similar. As seen, | 11 | is less than -10 dB in the whole region of 5. 6-8.4 GHz (40% of equivalent relative bandwidth). Also, the insertion loss is better than 1.5 dB in the same frequency band and better than 1 dB in 5.9-8.4 GHz (about 1/3 of relative bandwidth). The difference between | 21 | of simulated and that of measured is less than 0.5 dB in 5. 6-8.4 GHz. The small increase in the difference of the simulated and measured insertion losses are due to the fact that the attenuation constant which is derived from the applied calibration method is extremely sensitive to the precision of the measurement process. So, even very small errors in the Actually, for this error to be significantly suppressed, we need to use several different length Line circuits and implement the procedure presented in [30] which is out of the scope of this paper. Summarily, the fabricated DC-blocker presents an acceptable performance in 5.6-8.2 GHz which is approximately a 1/3 octave frequency region. Since according to Fig. 9c , its total length is only 5 mm or approximately 5 @ 7 GHz ( ≈ 2.5 @ 7 GHz for the SBCSL differential mode) this component can be easily used where a compressed phase-inverted differential mode DC-blocker is required. A short comparison of the proposed component to some other DC blocking solutions is presented in Table. VI. It is seen that the phase inversion functionality is only present in this work. Also, none of the other solutions have been designed for balanced TLs. Except for the ATC capacitor, the smallest feature size of our DC-blocker is much bigger than those of other solutions. In terms of the operational bandwidth, the ATC capacitor and the quarterwave coupled-line have the best performance, but in the expense of cost and requirement of separate mounting phase in the former and very narrow gap size and feature size in the latter. In addition, the overall dimensions of the presented solutions are approximately in a same order of magnitude. Finally, the ATC capacitor has the best performance in terms of its insertion loss.
V. FUTURE WORK
We can redesign our fabricated microwave DC-blocker for multi hundreds gigahertz IC applications. In this case both the guided wavelength and the circuit dimensions shrink by approximately comparable scales. Figs. 20a, b show the cross section of a coupled-line section suitable for CMOS IC DCblocker realization, and a typical 50-ohm SBCSL transmission line, respectively. Both structures are realizable in an identical CMOS IC. The differential mode guided wavelength in the depicted SBCSL is around 500 in 300 GHz which is more than one hundred times greater than the depicted traces widths and thicknesses and inter-trace spaces. So, the millimeter band IC DC-blocker will occupy very large area with respect to the SBCSL cross section and needs to be significantly miniaturized. To decrease the DC-blocker size without degrading its performance, we use the idea of spiral-form coupled structures which has been previously reported by authors [31] , [32] . First, we stretch the input SBCSL (+) trace in an inward right-hand spiral-form in the upper layer. We put a metalized via at the spiral end and stretch the trace on the lower metal layer in an outward left-handed spiral-form. We set the total size of the open-ended trace at 4 at 300 GHz. This trace forms a coupled-line section if is put near another trace stretched right-handed inward in the lower metal layer and left-handed outward in the upper layer (Fig. 20c) . To form the phase inverted balanced DC-blocker it is enough to place a similar spiral-form coupled-line structure in the input SBCSL (-) trace path, as depicted in Fig. 20d . The figure shows that the total length of the millimeter-wave IC DC-blocker is 5 at the center frequency which is similar to our fabricated microwave PCB DC-blocker. We simulate the structure in Ansoft HFSS and calculate 11 at the shown input SBCSL differential port. The result that is shown in Fig. 20e illustrates that the input return loss is better than 10 dB in a170-420 GHz frequency band. Two more simulation results are also depicted in the figure which belong to DC-blockers comprised of coupled-line sections with . It shows that the overall coupling ratio has been increased in our structure by using the proposed spiral configuration. It means that the space between coupled traces can be increased. As a consequence, the tolerance of the DC voltage difference will be significantly improved. Since more detailed discussion needs precise measurement results, we leave it hear for a possible future fabrication and measurement processes.
VI. CONCLUSION
In this paper we first proposed a wave transfer matrix representation for a coupled-line configuration. We expressed the superiority of this method over other solutions for cascade circuits architecture. Then we theoretically describe that the couple-line structure is very suitable for the realization of DC-blockers inside balanced transition lines. We proposed a compact coupled-line DC-blocker with built-in phase inversion capability for 5-10 GHz applications. Also, a very wideband SIW-based coax-to-SBCSL balun transition was proposed which was successfully used for the measurement of the fabricated DC-blocker. Our measurement results show that both the DC-blocker and the balun transition can be used for differential signaling applications. In addition, we showed that the coupled-line phase inverted DC-blocker can be properly designed and integrated for millimeter-wave IC applications using a two-step spiral-form configuration. 
We consider the circuit of Fig. A1a as a four-port network of Fig. A1b and assign a four-dimensional wave scattering transfer matrix ( ) to it, as 
This shows that the scattering transfer matrix of a coupled-line section can be described in the form of a matrix exponential.
Since [ ] is an involutory matrix, we have 
We can look at the coupled-line section as a -matched coupled-line structure (Fig. A3 ). If we suppose that the coupled-line structures are symmetric ([ ] becomes a symmetrical matrix) we have [16] :
where 0 and 0 are odd and even impedances of the coupled-line structure and 1 and are related to [ ] by (A4) and (A10) and CR is the coupling ratio of the quarterwavelength couple-line structure if used as a directional coupler in the configuration of Fig. A3 . By some mathematical manipulation, we obtain:
By this interpretation can been directly expressed in terms of , and 0 using (A20).
